Posted on 2022-06-23

Senior or Junior Digital IC Design Engineer (Semi-conductor)

AppoTech Limited


  • Participate in digital IP development/evaluation and SOC integration;
  • Protocol specification study, signal processing algorithm analysis, design prototyping and IC implementation;
  • Working full ASIC design cycle from design, RTL coding, verification, synthesis, timing closure, DFT, backend support and silicon bring-up;



  • Bachelor or above in Electronic Engineering;
  • 5 - 6 years related working experience in semi-conductor industry is preferred, fresh graduates are welcomed;
  • Knowledge in ASIC/FPGA design methodology;
  • Knowledge in system level design methodology and embedded processors (ARM/MIPS/DSP) MMU/caching, buses (AMBA);
  • Knowledge of both front-end, analog and backend flow is an advance;
  • Knowledge in OS (Linux) virtual memory/threading/power management is a plus;
  • Able to code in 'C' and Verilog RTL;
  • Less experienced or fresh graduates are welcomed as "Junior Digital IC Design Engineer";


We offer attractive compensation package (including 5-day work, medical and dental insurance) to the right candidates according to your academic background and working experience. Interested parties please email your full CV with RECENT and EXPECTED salary to HR Department by clicking "Apply Now" below or visit our website .


(All personal data collected will be used for recruitment related purpose only).

All applications applied through our system will be delivered directly to the advertiser and privacy of personal data of the applicant will be ensured with security.
More job information
  • 5-day week
  • Dental plan
  • Medical plan
Job Function
  • Shatin
Employment Term
  • Full-time
  • 5 years
Career Level
  • Entry level
  • Degree